The CD4042BE contain four latch circuits, each strobed by a common clock. Complementary buffered outputs are available from each circuit. The impedance of the n- and p-channel output devices is balanced and all outputs are electrically identical.
Information present at the data input is transferred to outputs Q and Q\ during the CLOCK level which is programmed by the POLARITY input. For POLARITY = 0 the transfer occurs during the 0 CLOCK level and for POLARITY = 1 the transfer occurs during the 1 CLOCK level. The outputs follow the data input providing the CLOCK and POLARITY levels defined above are present. When a CLOCK transition occurs (positive for POLARITY = 0 and negative for POLARITY = 1) the information present at the input during the CLOCK transition is retained at the output until an opposite CLOCK transition occurs.
Included:
- CD4042BE
This item features:
- Clock polarity control
- Q and Q\ outputs
- Common Clock
- Low power TTL compatible
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Noise margin (full package-temperature range) =
2 V at VDD = 10 V
2.5 V at VDD = 15 V
Condition:
-
New and Authentic Component(s) - CD4042BE CMOS Quad Clocked 'D' Latch
Gate ICs. - Friendly Note: Be mindful of the many, inexpensive, counterfeits available on the market.
General details:
- We are expanding on a daily basis. If you do not see the part, or quantity of the part, you are looking for, please, let us know. We will do our best to accommodate you.